Invented by Kim; Wansun, Lee; Shlege, Han; Insik

Semiconductor technology is changing fast. Smaller, faster, and more reliable chips are in demand everywhere—phones, cars, computers, and even refrigerators. Today, we’ll break down a new patent application that brings a fresh way to make semiconductor packages more reliable and robust. Let’s look at why this matters, what’s been done before, and how this invention changes the game.

Background and Market Context

The world runs on electronics. Every year, devices get smaller, lighter, and do more. This puts a lot of pressure on chip makers to pack more power into a tiny space. But making chips smaller isn’t the only challenge. The way chips are packaged—the layers and parts that hold them together—matters just as much.

Modern electronics use “semiconductor packages” to connect different chips and protect them from damage. Think of a package as the box that holds and connects the brains of your phone or computer. As technology advances, these packages must do more in less space. That means stacking chips on top of each other, putting them side-by-side, and using new materials.

But as we build more complex packages, new problems pop up. When you stack chips made of different materials, they expand and shrink at different rates as temperatures change. Picture two glued pieces of wood—when one grows and the other shrinks, the glue can crack. In chips, this can break tiny connections and ruin the whole package. This is called “warpage” and “cracking.” It’s a big deal: if a chip cracks, a $1000 phone can become a paperweight.

Companies have tried many ways to fix this. Some use new glues or resins. Others change the way chips are stacked. Despite all these efforts, warpage and cracks—especially in the corners where stress is highest—are still a big problem. The market is hungry for a solution that keeps packages small, reliable, and easy to make.

This is why the new patent is so important. It offers a way to build a multi-layer, multi-chip package that shrinks the risk of cracks and improves the life of electronics. It does this with a clever setup of chips, dummy chips, and interconnections that balance out the stress. As a result, devices can be thinner, last longer, and work better—even as temperatures swing or devices are dropped.

Scientific Rationale and Prior Art

Let’s talk about why packages crack and fail, and what others have tried before.

Every material expands when heated and shrinks when cooled. This is called the “coefficient of thermal expansion” or CTE. If two materials have different CTEs, they don’t grow and shrink together. In a semiconductor package, you might have silicon chips, copper wires, and resin glue—all with different CTEs. When the device heats up (like while gaming or charging), each part moves a little differently. Over time, this movement can break the tiny connections—especially where materials meet, or in the corners where stress collects.

Previous patents and designs have tried to control this. Some use special resins or glues that are flexible, so they bend instead of cracking. Others use “underfill” materials to cushion the chips. Designers also try to line up the chips so the stress is spread evenly. Some packages use strong metal frames or extra “dummy” chips (chips that don’t do any work, but help with structure) to balance the stress.

Despite these efforts, as packages get smaller and have more chips, the problem gets worse. The more chips you stack, the more different materials you use. Tiny solder bumps (like microscopic balls of metal) connect the layers, but these are fragile. If the package bends, the solder bumps can crack. Cracks usually start in the corners, where the force is strongest. This is called “corner cracking.”

Some earlier inventions tried to fix this by changing the shape of the chips or the way they’re stacked. Others use more flexible solders or even tiny springs to absorb the movement. Dummy chips have also been used, but often just as spacers—not carefully placed to manage stress.

The problem persists because there’s a trade-off. You want packages to be small and dense, but also strong and reliable. Using too much “cushion” takes up space and can block signals. Using too little means the chips break. That’s where this new invention fits in.

Invention Description and Key Innovations

Now, let’s get into what this patent covers, and how it changes the world of chip packaging.

This patent describes a semiconductor package built with multiple layers and chips, stacked in a special way. Here’s what makes it different:

First, there’s a bottom layer called the “first lower interconnection structure.” On this, a main chip (the “first semiconductor chip”) is mounted. This is usually a logic chip—the brain of the device. Around this main chip are “connection structures,” which help link everything together.

Everything is covered with a “first encapsulant”—think of it as a protective coating. On top of this, another layer is added: the “second lower interconnection structure.” This connects to the first layer and gets power and signals from below. On top of this, there’s an “upper interconnection structure,” which is a special layer that does several jobs: it holds more chips, connects them, and helps balance the stress.

Here, the clever part starts. On the upper interconnection structure, more chips are added. There’s a “second semiconductor chip”—usually a memory chip—and a set of smaller “third semiconductor chips.” These third chips might be dummy chips, meaning they don’t process data, but help with the physical structure.

The real secret is how these chips are arranged. The upper interconnection structure has a “central region” that sits right above the main logic chip, and an “outer region” around it. The memory chip goes mainly in the center, while the dummy chips are placed so that part of each is in the center and part is in the outer region. Some dummy chips even overlap the corners of the main chip below. This setup spreads out the stress that comes from heating and cooling, so it doesn’t collect in one spot.

The dummy chips are made of a material (often plain silicon) chosen to have a CTE between that of the package layers. This means when everything heats up or cools down, the movement is more even. The dummy chips act as “shock absorbers,” taking up stress that would otherwise crack the fragile solder bumps at the corners.

Connections between the layers use tiny solder bumps. In some versions, chips are connected with bonding wires, and in others with conductive bumps—little metal dots that make the electrical links. An “underfill” material is used to protect these bumps from shock.

The package might also have “chip stacks” on top—multiple chips stacked vertically, with wires connecting them. These can be memory or logic chips. The design allows these stacks to be “misaligned” with the chip below, which helps spread out stress even more.

Overall, the key innovations are:

– Smart placement of dummy chips to balance stress, especially at the corners
– Using materials for dummy chips that bridge the CTE gap between package layers
– Multi-layer interconnection structures that keep everything linked and protected
– Flexible connections (wires, solder bumps, underfill) that absorb movement
– Allowing some chips to be “misaligned” for even stress distribution

These features work together to reduce warpage, prevent cracking, and boost reliability. This means devices can be made thinner, with more chips, and last longer—even under tough conditions. For manufacturers, it’s a way to pack more power in less space, without giving up reliability.

Conclusion

This patent offers a new direction for semiconductor packaging. By carefully arranging real and dummy chips, choosing the right materials, and using clever connections, it solves a problem that has troubled chip makers for years. The package design stands out because it tackles cracks and warpage at their root—balancing the forces inside the package, instead of just reacting to damage after it happens.

For chip designers and manufacturers, adopting this approach could mean fewer returns, longer-lasting products, and happier customers. For everyday users, it means thinner, lighter, and more powerful devices that keep working longer. As electronics keep shrinking and demands grow, inventions like this will shape the future of technology—making sure the brains inside our devices are as tough as they are smart.

Click here https://ppubs.uspto.gov/pubwebapp/ and search 20250364516.